{"id":10695,"date":"2026-07-20T10:11:46","date_gmt":"2026-07-20T10:11:46","guid":{"rendered":"https:\/\/ic-vendor.com\/cdce62002rhbr\/"},"modified":"2026-07-20T10:11:46","modified_gmt":"2026-07-20T10:11:46","slug":"cdce62002rhbr","status":"publish","type":"post","link":"https:\/\/ic-vendor.com\/ar\/cdce62002rhbr\/","title":{"rendered":"CDCE62002RHBR"},"content":{"rendered":"<h2>\u0646\u0638\u0631\u0629 \u0639\u0627\u0645\u0629 \u0639\u0644\u0649 \u0627\u0644\u0645\u0646\u062a\u062c<\/h2>\n<p>The CDCE62002RHBR is a four-output clock generator and jitter cleaner from Texas Instruments with integrated dual VCOs, packaged in a 32-pin VQFN (RHB) 5 \u00d7 5 mm package. It features a unique dual-VCO architecture spanning 1.750 GHz to 2.356 GHz, supporting output frequencies from 10.94 MHz to 1.175 GHz. The device achieves sub-0.5 ps RMS jitter performance and is configurable via SPI interface with integrated EEPROM for power-up configuration.<\/p>\n<h2>\u0627\u0644\u0645\u0648\u0627\u0635\u0641\u0627\u062a \u0627\u0644\u0631\u0626\u064a\u0633\u064a\u0629<\/h2>\n<table>\n<tr>\n<td>\u0627\u0644\u0648\u0638\u064a\u0641\u0629<\/td>\n<td>4-Output Clock Generator \/ Jitter Cleaner<\/td>\n<\/tr>\n<tr>\n<td>VCO Range<\/td>\n<td>1.750 GHz to 2.356 GHz (dual VCO)<\/td>\n<\/tr>\n<tr>\n<td>Input Frequency<\/td>\n<td>1-500 MHz (diff), 2-42 MHz (xtal\/aux)<\/td>\n<\/tr>\n<tr>\n<td>Output Frequency<\/td>\n<td>10.94 MHz to 1.175 GHz<\/td>\n<\/tr>\n<tr>\n<td>Outputs<\/td>\n<td>2 differential or 4 single-ended (LVPECL\/LVDS\/LVCMOS)<\/td>\n<\/tr>\n<tr>\n<td>Jitter<\/td>\n<td>< 0.5 ps RMS (10 kHz-20 MHz)<\/td>\n<\/tr>\n<tr>\n<td>Phase Noise<\/td>\n<td>-130 dBc\/Hz at 1 MHz offset (Fc=491.52 MHz)<\/td>\n<\/tr>\n<tr>\n<td>\u0627\u0644\u0648\u0627\u062c\u0647\u0629<\/td>\n<td>SPI (serial)<\/td>\n<\/tr>\n<tr>\n<td>Supply<\/td>\n<td>3.3V<\/td>\n<\/tr>\n<tr>\n<td>\u0627\u0644\u062d\u0632\u0645\u0629<\/td>\n<td>VQFN-32 (5 \u00d7 5 mm)<\/td>\n<\/tr>\n<tr>\n<td>\u062f\u0631\u062c\u0629 \u062d\u0631\u0627\u0631\u0629 \u0627\u0644\u062a\u0634\u063a\u064a\u0644<\/td>\n<td>-40 \u062f\u0631\u062c\u0629 \u0645\u0626\u0648\u064a\u0629 \u0625\u0644\u0649 +85 \u062f\u0631\u062c\u0629 \u0645\u0626\u0648\u064a\u0629<\/td>\n<\/tr>\n<\/table>\n<h2>\u0627\u0644\u0645\u064a\u0632\u0627\u062a<\/h2>\n<ul>\n<li>Dual-VCO architecture covers 1.750 to 2.356 GHz for wide frequency range<\/li>\n<li>Sub-0.5 ps RMS jitter performance in both generator and cleaner modes<\/li>\n<li>Smart input multiplexer with automatic switching between two references<\/li>\n<li>Integrated EEPROM for power-up configuration without SPI access<\/li>\n<li>Partially integrated loop filter reduces external component count<\/li>\n<li>Supports clock generation, jitter cleaning, and holdover modes<\/li>\n<\/ul>\n<h2>\u0627\u0644\u062a\u0637\u0628\u064a\u0642\u0627\u062a<\/h2>\n<ul>\n<li>Data converter clocking in wireless infrastructure<\/li>\n<li>Optical transport network (OTN) timing and synchronization<\/li>\n<li>Medical imaging (MRI\/CT) system clock generation<\/li>\n<li>Jitter cleaning for SERDES reference clocks<\/li>\n<li>Test and measurement equipment timing<\/li>\n<\/ul>","protected":false},"excerpt":{"rendered":"<p>Product Overview The CDCE62002RHBR is a four-output clock generator and jitter cleaner from Texas Instruments with integrated dual VCOs, packaged in a 32-pin VQFN (RHB) 5 \u00d7 5 mm package. It features a unique dual-VCO architecture spanning 1.750 GHz to 2.356 GHz, supporting output frequencies from 10.94 MHz to 1.175 GHz. The device achieves sub-0.5 [&hellip;]<\/p>\n","protected":false},"author":2,"featured_media":0,"comment_status":"open","ping_status":"","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"footnotes":""},"categories":[13,20],"tags":[2036],"chip_brand":[138],"class_list":["post-10695","post","type-post","status-publish","format-standard","hentry","category-integrated-circuits-ics","category-interface-ics","tag-cdce62002rhbr","chip_brand-ti"],"acf":{"brief_explanation":"4-output clock generator\/jitter cleaner, dual-VCO, <0.5ps jitter, SPI, VQFN-32","date_code":"","package_case":"VQFN-32 (5.0 \u00d7 5.0 \u00d7 0.9 mm, 0.5mm pitch)","in_stock":11821,"datasheet":"https:\/\/www.ti.com\/lit\/ds\/symlink\/cdce62002.pdf","price":"$8.50 @ 1ku","product_introduction":"The CDCE62002 is a highly versatile clock generator and jitter cleaner that integrates dual VCOs, a fractional-N PLL, and four universal output drivers in a single 5 \u00d7 5 mm VQFN package. The unique dual-VCO architecture provides a continuous tuning range from 1.750 GHz to 2.356 GHz without VCO band gaps, enabling flexible frequency planning. The device can operate in multiple modes: as a frequency synthesizer generating clocks from a crystal reference, as a jitter cleaner filtering a noisy reference input, and in SERDES start-up mode. The smart input multiplexer automatically switches between two reference inputs, and the integrated EEPROM stores the configuration for autonomous power-up without SPI intervention.","working_principle":"The CDCE62002 operates as a PLL-based frequency synthesizer with jitter cleaning capability. One of two reference inputs (differential or crystal) feeds the input divider and phase-frequency detector. The dual-VCO architecture extends the VCO tuning range by combining two overlapping VCO bands, each with its own calibration circuit. The PLL feedback path includes programmable dividers that set the output-to-input frequency ratio. The partially integrated loop filter reduces the number of external components while still allowing loop bandwidth optimization for jitter cleaning. In jitter cleaner mode, a narrow loop bandwidth filters the reference input phase noise, while the VCO provides a clean output. In generator mode, a wider loop bandwidth follows the reference more closely. The SPI interface provides runtime configuration, while the EEPROM ensures the device starts up with the last programmed settings.","pin_description":"<table><tr><th>Pin<\/th><th>Name<\/th><th>Type<\/th><th>Function<\/th><\/tr><tr><td>1<\/td><td>REF_SEL<\/td><td>Input<\/td><td>Reference select \u2014 0=REF0, 1=REF1<\/td><\/tr><tr><td>2<\/td><td>SDA\/MOSI<\/td><td>I\/O<\/td><td>SPI data input<\/td><\/tr><tr><td>3<\/td><td>SCL\/SCLK<\/td><td>Input<\/td><td>SPI clock input<\/td><\/tr><tr><td>4<\/td><td>CS_N<\/td><td>Input<\/td><td>SPI chip select (active low)<\/td><\/tr><tr><td>5-6<\/td><td>REF0_N\/REF0_P<\/td><td>Input<\/td><td>Reference input 0 differential pair<\/td><\/tr><tr><td>7-8<\/td><td>REF1_N\/REF1_P<\/td><td>Input<\/td><td>Reference input 1 \/ crystal<\/td><\/tr><tr><td>9-10<\/td><td>XTAL_IN\/XTAL_OUT<\/td><td>I\/O<\/td><td>Crystal oscillator connections<\/td><\/tr><tr><td>11-12<\/td><td>OUT0_N\/OUT0_P<\/td><td>Output<\/td><td>Output 0 differential pair<\/td><\/tr><tr><td>13-14<\/td><td>OUT1_N\/OUT1_P<\/td><td>Output<\/td><td>Output 1 differential pair<\/td><\/tr><tr><td>15-16<\/td><td>OUT2_N\/OUT2_P<\/td><td>Output<\/td><td>Output 2 (or LVCMOS pair)<\/td><\/tr><tr><td>17-18<\/td><td>OUT3_N\/OUT3_P<\/td><td>Output<\/td><td>Output 3 (or LVCMOS pair)<\/td><\/tr><tr><td>19-22<\/td><td>VDD\/GND<\/td><td>Power<\/td><td>3.3V supply and ground<\/td><\/tr><tr><td>23-32<\/td><td>VDD\/GND\/NC\/LD<\/td><td>Power\/\u2014\/Output<\/td><td>Power, ground, no-connect, lock detect<\/td><\/tr><tr><td>EP<\/td><td>Thermal Pad<\/td><td>Power<\/td><td>Exposed pad \u2014 connect to GND<\/td><\/tr><\/table>","application_scenarios":"<ul><li>Wireless base station RF ADC\/DAC sample clock with sub-ps jitter<\/li><li>OTN line card timing with automatic reference switchover and holdover<\/li><li>Medical ultrasound beamforming clock distribution with jitter cleaning<\/li><li>100GbE PHY reference clock generation with fractional-N synthesis<\/li><li>Test equipment reference clock generation with EEPROM power-up config<\/li><\/ul>","alternative_models":"<table><tr><th>Manufacturer<\/th><th>Part Number<\/th><th>Package<\/th><th>Notes<\/th><\/tr><tr><td>TI<\/td><td>CDCM61004RHBR<\/td><td>VQFN-32<\/td><td>1:4 clock generator, no jitter cleaner<\/td><\/tr><tr><td>TI<\/td><td>LMK04828<\/td><td>WQFN-64<\/td><td>14-output, dual-PLL, JESD204B<\/td><\/tr><tr><td>Renesas<\/td><td>8T49N242<\/td><td>QFN-48<\/td><td>Fractional-N, 4-output, jitter attenuator<\/td><\/tr><tr><td>Silicon Labs<\/td><td>SI5341A<\/td><td>QFN-44<\/td><td>4-output, sub-100fs, Any-Frequency<\/td><\/tr><tr><td>Microchip<\/td><td>ZL30263<\/td><td>QFN-64<\/td><td>8-output SyncE clock<\/td><\/tr><\/table>"},"_links":{"self":[{"href":"https:\/\/ic-vendor.com\/ar\/wp-json\/wp\/v2\/posts\/10695","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/ic-vendor.com\/ar\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/ic-vendor.com\/ar\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/ic-vendor.com\/ar\/wp-json\/wp\/v2\/users\/2"}],"replies":[{"embeddable":true,"href":"https:\/\/ic-vendor.com\/ar\/wp-json\/wp\/v2\/comments?post=10695"}],"version-history":[{"count":0,"href":"https:\/\/ic-vendor.com\/ar\/wp-json\/wp\/v2\/posts\/10695\/revisions"}],"wp:attachment":[{"href":"https:\/\/ic-vendor.com\/ar\/wp-json\/wp\/v2\/media?parent=10695"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/ic-vendor.com\/ar\/wp-json\/wp\/v2\/categories?post=10695"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/ic-vendor.com\/ar\/wp-json\/wp\/v2\/tags?post=10695"},{"taxonomy":"chip_brand","embeddable":true,"href":"https:\/\/ic-vendor.com\/ar\/wp-json\/wp\/v2\/chip_brand?post=10695"}],"curies":[{"name":"\u062f\u0628\u0644\u064a\u0648 \u0628\u064a","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}