Inicio > Circuitos integrados IC > CD4025BE

CD4025BE

Triple 3-input NOR gate, CMOS 3-18V, 60ns, PDIP-14

3000

Inventario efectivo

Ir a la consulta

Image for reference only

Pieza del fabricante：

CD4025BE

Paquete：

PDIP-14 (19.3 x 6.35 x 4.57mm, 2.54mm pitch, through-hole)

Marca：

Categorías de productos：

Circuitos integrados IC, Circuitos integrados de interfaz

Otras recomendaciones que pueden interesarle.

Q65112A4825

Descripción

Productos

The CD4025BE from Texas Instruments contains three independent 3-input NOR gates in a 14-pin PDIP package — the CMOS complement of the CD4023 NAND, providing the direct NOR function across the 3V-18V supply range.

Especificaciones

Number of Gates	3 (triple 3-input NOR)
Technology	CD4000B CMOS
Tensión de alimentación	3V to 18V
Retardo de propagación	60ns typical @ VDD=10V
Corriente de reposo	0.01µA typical @ 25°C
Temperatura de funcionamiento	-55°C to +125°C
Paquete	PDIP-14 (19.3 x 6.35mm)

Características

Triple 3-input NOR gates
Wide supply voltage: 3V to 18V
Output HIGH only when ALL inputs are LOW
Near-zero quiescent current

Aplicaciones

All-zero detection
Negative logic OR functions
Active-LOW signal combining
General CMOS logic

Introducción del producto:CD4025BE Presentación del producto

The CD4025BE from Texas Instruments contains three independent 3-input NOR gates. Each gate implements Y = NOT(A OR B OR C); the output is HIGH only when all three inputs are LOW. The 3-input NOR is equivalent to a 3-input OR followed by an inverter, but implemented directly in a single gate stage for lower propagation delay. The NOR function is fundamental in digital logic: it is a universal gate (NOR alone can implement any Boolean function). For all-zero detection: three control lines into a NOR gate → output HIGH only when all three lines are LOW (inactive). For active-LOW combining: the NOR gate treats LOW inputs as ‘active’; any one active-LOW input drives the output HIGH. By DeMorgan’s theorem, the NOR function is also the AND of complemented inputs: Y = A’·B’·C’. This means a 3-input NOR can detect when all three inputs are simultaneously LOW — useful for monitoring multiple fault lines or status signals. The BE suffix denotes the PDIP-14 package.

Principio de funcionamiento:CD4025BE Principio de funcionamiento

Each NOR gate in the CD4025BE performs Y = (A + B + C)’ = NOT(A OR B OR C). The output is HIGH only when ALL inputs A, B, and C are LOW. If ANY input is HIGH, the output is LOW. For a 3-input NOR: (0,0,0)→1; (0,0,1)→0; (0,1,0)→0; (0,1,1)→0; (1,0,0)→0; (1,0,1)→0; (1,1,0)→0; (1,1,1)→0. Only 1 of 8 input combinations produces a HIGH output. By DeMorgan’s theorem: Y = A’·B’·C’ (AND of complements). This means the 3-input NOR is an all-zero detector: the output goes HIGH only when every input is zero. For active-LOW logic (where LOW = active): the NOR gate acts as an OR of active signals — any active input produces an active-HIGH output. Unused inputs should be tied to VDD or VSS (not left floating) to prevent erratic output behavior from CMOS input noise sensitivity.

Descripción de la clavija:CD4025BE Definición y funciones de las clavijas

Pin	Nombre	Tipo	Descripción
1	1A	Entrada	Gate 1 input A
2	1B	Entrada	Gate 1 input B
3	2A	Entrada	Gate 2 input A
4	2B	Entrada	Gate 2 input B
5	2C	Entrada	Gate 2 input C
6	2Y	Salida	Gate 2 output
7	VSS	Potencia	Suelo
8	3Y	Salida	Gate 3 output
9	3A	Entrada	Gate 3 input A
10	3B	Entrada	Gate 3 input B
11	3C	Entrada	Gate 3 input C
12	1Y	Salida	Gate 1 output
13	1C	Entrada	Gate 1 input C
14	VDD	Potencia	Supply (3V to 18V)

Application Scenarios:In which products and applications isCD4025BE usado

All-Zero Detection: Three status signals → A,B,C; Y=HIGH only when all three are LOW; idle detector or no-fault indicator
Active-LOW OR: Three active-LOW interrupt lines → NOR gate; Y=HIGH when any interrupt is active (LOW); single active-HIGH interrupt request
Combinational Logic: NOR is universal; combine with other gates for any Boolean function of 3 variables
SR Latch: Two 3-input NOR gates cross-coupled; 2 inputs for Set/Reset; remaining inputs for additional control or tied LOW

Alternative Models:What chips are recommended as replacements for CD4025BE

Modelo	Fabricante	Diferencia clave	Paquete	Supply
CD4025BM	TI	SOIC-14 surface-mount version with identical logic function and 3-18V range	SOIC-14	3-18V
CD4025BE	TI	Through-hole DIP version for prototyping and legacy board repair	DIP-14	3-18V
HEF4025BT	NXP	Pin-compatible CMOS version with improved ESD protection and 3-15V supply	SOIC-14	3-15V
MC144025BDR2G	onsemi	Pin-compatible equivalent with RoHS compliance and AEC-Q100 automotive option	SOIC-14	3-18V
74HC27D	TI/Nexperia	HC CMOS version with higher speed and 2-6V supply for modern logic systems	SOIC-14	2-6V
74HC27N	TI/Nexperia	HC CMOS through-hole version for prototyping with 2-6V supply range	DIP-14	2-6V
74HCT27D	Nexperia	HCT version with TTL-compatible inputs for mixed 5V TTL/CMOS systems	SOIC-14	4.5-5.5V

CD4025 is the CMOS 4000-series triple 3-input nor gate operating over the wide 3-18V supply range. The HEF4025 (NXP) and MC144025 (onsemi) are direct pin-compatible equivalents. For higher speed at the cost of narrower voltage range, the 74HC27 HC/HCT families offer significantly faster propagation delay and lower power consumption at 2-6V. Surface-mount versions use the BM/M suffix (SOIC); through-hole versions use the BE suffix (DIP).